Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
S
seminar-breakout
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Shashank Suhas
seminar-breakout
Commits
f74f8900
You need to sign in or sign up before continuing.
Commit
f74f8900
authored
Sep 10, 2016
by
Yuxin Wu
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
update readme
parent
25e9853a
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
3 additions
and
3 deletions
+3
-3
examples/Atari2600/README.md
examples/Atari2600/README.md
+1
-1
examples/DoReFa-Net/README.md
examples/DoReFa-Net/README.md
+2
-2
No files found.
examples/Atari2600/README.md
View file @
f74f8900
...
@@ -43,4 +43,4 @@ To visualize the agent:
...
@@ -43,4 +43,4 @@ To visualize the agent:
./DQN.py --rom breakout.bin --task play --load pretrained.model
./DQN.py --rom breakout.bin --task play --load pretrained.model
```
```
A3C code will be released
in about a week
.
A3C code will be released
very soon
.
examples/DoReFa-Net/README.md
View file @
f74f8900
...
@@ -2,8 +2,8 @@ Code and model for the paper:
...
@@ -2,8 +2,8 @@ Code and model for the paper:
[
DoReFa-Net: Training Low Bitwidth Convolutional Neural Networks with Low Bitwidth Gradients
](
http://arxiv.org/abs/1606.06160
)
, by Zhou et al.
[
DoReFa-Net: Training Low Bitwidth Convolutional Neural Networks with Low Bitwidth Gradients
](
http://arxiv.org/abs/1606.06160
)
, by Zhou et al.
We hosted a demo at CVPR16 on behalf of Megvii, Inc, running real-time
half-
VGG size DoReFa-Net on both ARM and FPGA.
We hosted a demo at CVPR16 on behalf of Megvii, Inc, running real-time
1/4
VGG size DoReFa-Net on both ARM and FPGA.
But w
e're not planning to release those runtime bit-op libraries for now. In these examples, bit operations are run in float32.
W
e're not planning to release those runtime bit-op libraries for now. In these examples, bit operations are run in float32.
Pretrained model for 1-2-6-AlexNet is available at
Pretrained model for 1-2-6-AlexNet is available at
[
google drive
](
https://drive.google.com/a/%20megvii.com/folderview?id=0B308TeQzmFDLa0xOeVQwcXg1ZjQ
)
.
[
google drive
](
https://drive.google.com/a/%20megvii.com/folderview?id=0B308TeQzmFDLa0xOeVQwcXg1ZjQ
)
.
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment