Commit bb62899d authored by Bruce Momjian's avatar Bruce Momjian

Done:

< * Improve SMP performance on i386 machines
> * -Improve SMP performance on i386 machines
parent 9b5b9616
......@@ -2,7 +2,7 @@
PostgreSQL TODO List
====================
Current maintainer: Bruce Momjian (pgman@candle.pha.pa.us)
Last updated: Sat Apr 23 17:25:48 EDT 2005
Last updated: Sat Apr 23 17:38:41 EDT 2005
The most recent version of this document can be viewed at
http://www.postgresql.org/docs/faqs.TODO.html.
......@@ -785,7 +785,7 @@ Locking
while on non-SMP machines, the backend should sleep so the process
holding the lock can complete and release it.
* Improve SMP performance on i386 machines
* -Improve SMP performance on i386 machines
i386-based SMP machines can generate excessive context switching
caused by lock failure in high concurrency situations. This may be
......
......@@ -8,7 +8,7 @@
<body bgcolor="#FFFFFF" text="#000000" link="#FF0000" vlink="#A00000" alink="#0000FF">
<h1><a name="section_1">PostgreSQL TODO List</a></h1>
<p>Current maintainer: Bruce Momjian (<a href="mailto:pgman@candle.pha.pa.us">pgman@candle.pha.pa.us</a>)<br/>
Last updated: Sat Apr 23 17:25:48 EDT 2005
Last updated: Sat Apr 23 17:38:41 EDT 2005
</p>
<p>The most recent version of this document can be viewed at<br/>
<a href="http://www.postgresql.org/docs/faqs.TODO.html">http://www.postgresql.org/docs/faqs.TODO.html</a>.
......@@ -718,7 +718,7 @@ first.
while on non-SMP machines, the backend should sleep so the process
holding the lock can complete and release it.
</p>
</li><li>Improve SMP performance on i386 machines
</li><li>-Improve SMP performance on i386 machines
<p> i386-based SMP machines can generate excessive context switching
caused by lock failure in high concurrency situations. This may be
caused by CPU cache line invalidation inefficiencies.
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment